
### EE 508 Lecture 36

High Frequency Filters
Noise and Dynamic Range

## Single-ended High-Frequency TA Integrators

How high can I<sub>0</sub> be?



$$I_{0M} = \frac{\mu V_{EB1}}{L_{min}^2}$$

$$I_{0\mathrm{M}} = oldsymbol{\omega}_{\mathrm{T}}$$
 (neglected C and C<sub>P</sub>)

Speed of operation increases with  $V_{EB}$ 

 $V_{\text{EB}}$  is limited by signal swing requirements and  $V_{\text{DD}}$ 


Signal Swing:

$$\begin{split} V_{DD} - V_{T} - V_{EB} &= V_{T} + V_{EB} - (V_{T} + 100 mV) \\ V_{EB} &= \frac{V_{DD} + 100 mV - V_{T}}{2} \\ I_{OMAX} &\cong \frac{\mu(V_{DD} + 100 mV - V_{T})}{2L_{min}^{2}} \end{split}$$

#### Review from last lecture

### How high can I<sub>0</sub> be?

#### Consider a basic layout



term

$$I_{0} = \frac{\omega_{T}}{1 + \left(3h_{BOT}\left[1 + \frac{\mu_{n}}{\mu_{p}}\left(\frac{V_{EB1}}{V_{EB2}}\right)^{2}\right] + h_{SW}\left[12\frac{\lambda}{W_{I}} + 1 + \frac{\mu_{n}}{\mu_{p}}\left(\frac{V_{EB1}}{V_{EB2}}\right)^{2}\right]\right)}$$
Example: Consider the 0.25u TSMC CMOS Process

SW term

Example: Consider the 0.25u TSMC CMOS Process

$$I_{0} = \frac{\omega_{T}}{1 + \left(3 \bullet 0.31 \left[1 + 4.1 \left(\frac{V_{EB1}}{V_{EB2}}\right)^{2}\right] + 0.61 \left[12 \frac{0.125}{W_{1}} + 1 + 4.1 \left(\frac{V_{EB1}}{V_{EB2}}\right)^{2}\right]\right)}$$

$$I_{0} = \frac{\omega_{T}}{1 + \left(0.931 \left[1 + 4.1 \left(\frac{V_{EB1}}{V_{EB2}}\right)^{2}\right] + 0.61 \left[\frac{1.5}{W_{I}} + 1 + 4.1 \left(\frac{V_{EB1}}{V_{EB2}}\right)^{2}\right]\right)}$$
GATE


**BOT** term

$$h_{BOT} = 0.31$$
  
 $h_{BOT} = 0.61$ 


$$\frac{\mu_n}{\mu_p} = 4.1$$

#### Review from last lecture

### How high can I<sub>0</sub> be?



#### Consider a basic layout



Example: Consider the 0.25u TSMC CMOS Process

$$I_{0} = \frac{\omega_{T}}{1 + \left(0.93 \left[1 + 4.1 \left(\frac{V_{EB1}}{V_{EB2}}\right)^{2}\right] + 0.61 \left[\frac{1.5}{W_{I}} + 1 + 4.1 \left(\frac{V_{EB1}}{V_{EB2}}\right)^{2}\right]\right)}$$

$$GATE$$


$$term$$


$$If W_{1} = 1.5u \text{ and } V_{EB1} = V_{EB2}$$

$$I_{0} = \frac{\omega_{T}}{1 + \left(4.73 + 4.03\right)} = .102\omega_{T}$$

- Designer has control of V<sub>EB1</sub> and V<sub>EB2</sub>
- The diffusion capacitance term can dominate the C<sub>GS</sub> term
- The SW capacitance can be the biggest contributor to the speed limitations
- A factor of 10 or even much more reduction in speed is possible due to the diffusion parasitics and layout
- Maximizing W<sub>1</sub> will minimize I<sub>0</sub> but power will get very large for marginal improvement in speed

#### Consider a basic layout





Example: Consider the 0.25u TSMC CMOS Process

$$I_{0} = \frac{\omega_{T}}{1 + \left(0.93 \left[1 + 4.1 \left(\frac{V_{EB1}}{V_{EB2}}\right)^{2}\right] + 0.61 \left[\frac{1.5}{W_{I}} + 1 + 4.1 \left(\frac{V_{EB1}}{V_{EB2}}\right)^{2}\right]\right)}$$
BOT term

SW term


This example shows that layout is really critical when high speed operation is needed

Designer can also manage design with  $V_{EB1}/V_{EB2}$  ratio

What can be done with layout to improve performance?

# V<sub>DD</sub> M<sub>2</sub> V<sub>IN</sub> C V<sub>OUT</sub> C C P


#### Consider a basic layout




### What can be done with layout to improve performance?

Reducing the diffusion capacitances on the drains will have a major impact on speed!

Consider a concentric layout approach:



### **Concentric Layouts**




Can be shown this is equivalent to a rectangular transistor ( $W_{EQ}/L_{EQ}$ )

Drain area and perimeter dramatically reduced

Source area and perimeter dramatically increased (but does not degrade performance)

Only drain sidewall is adjacent to the gate and  $C_{\text{SW}}$  is usually considerably lower here though some models do not provide separate characterization

### **Concentric Layouts**




$$W_{EQ} \cong 4\left(\frac{y_1 + y_2}{2}\right)$$
 or  $W_{EQ} \cong 4\left(y_2 + \sqrt{2}\left[\frac{y_1 - y_2}{4}\right]\right)$ 

$$L_{EQ} \cong X_1$$

Exact closed-form expressions exist which are somewhat more complicated

Consider concentric layouts for M₁ and M₂



Recall 
$$\frac{W_2}{W_1} = \frac{\mu_n}{\mu_p} \left( \frac{V_{EB1}}{V_{EB2}} \right)^2$$

Assume W<sub>2</sub>>W<sub>1</sub>

Will minimize the diffusion capacitance by starting with a minimumsized concentric device

Thus

$$y_2=6\lambda$$

$$X_1=2\lambda$$

$$y_2=6\lambda$$
  $X_1=2\lambda$   $y_1=10\lambda$ 

$$W_{_{1min}} \cong 4\lambda \left(6 + \sqrt{2}\right)$$


Define K₁ to be the scaling factor of W₁ above that of the minimum-sized concentric device

 $K_{1} = \frac{VV_{1}}{W}$ 

Assume, for convenience, that K is an integer

M₁ realized by placing K₁ minimum-sized concentric devices in parallel

Consider concentric layouts for M₁ and M₂



$$y_2=6\lambda$$
  $x_1=2\lambda$   $y_1=10\lambda$ 

$$y_2$$
=6 $\lambda$   $x_1$ =2 $\lambda$   $y_1$ =10 $\lambda$   $W_{_{1min}} \cong 4\lambda \left(6 + \sqrt{2}\right)$ 

$$K_{_{1}} = \frac{W_{_{1}}}{W_{_{1min}}}$$

Consider now the concentric layout for M₁

$$P_{D1}=K_124\lambda$$

$$A_{D1} = K_1 (6\lambda)^2$$

$$P_{D1} = K_1 = K$$

Consider now the concentric layout for M<sub>2</sub>


The minimum-sized layout (gate, source, and drain) for the p-channel transistors are identical to those for n-channel transistors

Define  $K_2$  to be the scaling factor for  $W_2$  above that of a minimum-sized concentric device

$$P_{D2}=K_224\lambda$$

$$A_{D2} = K_2 (6\lambda)^2$$

Consider concentric layouts for M<sub>1</sub> and M<sub>2</sub>




Individual segments can be a little bigger than minimum sized w/o major change in performance

May select  $K_1 = K_2 = 1$ 

### How high can I₀ be?

Consider concentric layouts for M<sub>1</sub> and M<sub>2</sub>



$$K_{_2} = \frac{W_{_2}}{W_{_{1min}}} \qquad W_{_2} = W_{_1} \frac{\mu_{_n}}{\mu_{_p}} \left(\frac{V_{_{EB1}}}{V_{_{EB2}}}\right)^2$$

$$K_{2} = \frac{W_{1}}{W_{1min}} \frac{\mu_{n}}{\mu_{p}} \left( \frac{V_{EB1}}{V_{EB2}} \right)^{2} = K_{1} \frac{\mu_{n}}{\mu_{p}} \left( \frac{V_{EB1}}{V_{EB2}} \right)$$


$$\boldsymbol{I}_{0} = \frac{\mu \boldsymbol{C}_{\text{OX}} \boldsymbol{W}_{1} \boldsymbol{V}_{\text{EB1}}}{\boldsymbol{L}_{\text{min}} \left( \boldsymbol{C}_{\text{P1}} + \boldsymbol{C}_{\text{P2}} \right) + \boldsymbol{C}_{\text{OX}} \boldsymbol{W}_{1} \boldsymbol{L}_{\text{min}}^{2}}$$

$$I_0 = \frac{\underline{\mu C_{\text{OX}} W_1 V_{\text{EB1}}}}{\left(C_{\text{P1}} + C_{\text{P2}}\right) + C_{\text{GS1}}}$$

$$I_0 = \frac{\frac{\mu V_{EB1}}{L_{min}^2}}{\frac{\left(C_{P1} + C_{P2}\right) + C_{GS1}}{C_{OX}L_{min}W_1}}$$

$$I_0 = \frac{\omega_T}{\frac{\left(C_{P1} + C_{P2}\right) + C_{GS1}}{2\lambda C_{OX}W_1}}$$

Consider concentric layouts for M<sub>1</sub> and M<sub>2</sub>



$$I_0 = \frac{\omega_T}{\left(C_{P1} + C_{P2}\right) + C_{GS1}}$$
$$2\lambda C_{OX} W_1$$


$$P_{D1} = K_1 24\lambda$$
  $A_{D1} = K_1 (6\lambda)^2$   $A_{GATE1} = K_1 (48\lambda^2 + 16\lambda^2)$ 

$$P_{D2} = K_2 = K_2 = K_2 = K_2 = K_2 = K_1 = K_1 = K_2 = K_1 = K_2 = K$$

$$I_{0} = \frac{\omega_{\text{T}}}{\frac{C_{\text{OX}}K_{\text{1}}\left(48\lambda^{2}+16\lambda^{2}\right)+\left(C_{\text{SWn}}K_{\text{1}}24\lambda+C_{\text{BOTn}}K_{\text{1}}\left(6\lambda\right)^{2}+C_{\text{SWp}}K_{\text{2}}24\lambda+C_{\text{BOTp}}K_{\text{2}}\left(6\lambda\right)^{2}\right)}{2\lambda C_{\text{OX}}4K_{\text{1}}\lambda\left(6+\sqrt{2}\right)}$$

$$I_{0} = \frac{\omega_{T}}{\frac{C_{OX}K_{1}(48\lambda^{2}+16\lambda^{2})+C_{BOT}(6\lambda)^{2}(K_{1}+K_{2})+C_{SW}24\lambda(K_{1}+K_{2})}{2\lambda C_{OX}4K_{1}\lambda(6+\sqrt{2})}}$$

Consider concentric layouts for M<sub>1</sub> and M<sub>2</sub>




$$I_{0} = \frac{\omega_{T}}{\frac{C_{OX}K_{1}(48\lambda^{2}+16\lambda^{2})+C_{BOT}(6\lambda)^{2}(K_{1}+K_{2})+C_{SW}24\lambda(K_{1}+K_{2})}{2\lambda C_{OX}4K_{1}\lambda(6+\sqrt{2})}}$$

$$I_{0} = \frac{\omega_{T}}{\frac{\left(8\right) + h_{BOT} 4.5\left(1 + K_{2} / K_{1}\right) + h_{SW} 3\left(1 + K_{2} / K_{1}\right)}{\left(6 + \sqrt{2}\right)}}$$

$$I_0 = \frac{\omega_T}{1.08 + h_{BOT}.61(1 + K_2/K_1) + h_{SW}0.4(1 + K_2/K_1)}$$

### How high can I₀ be?

Consider concentric layout



$$I_{0} = \frac{\omega_{T}}{1.08 + h_{BOT}.61(1 + K_{2}/K_{1}) + h_{SW}0.4(1 + K_{2}/K_{1})}$$

Consider the 0.25u TSMC CMOS Process with  $W_1$ =1.5u and  $V_{EB1}$ = $V_{EB2}$ 

$$\frac{K_2}{K_1} = \frac{\mu_n}{\mu_p} \left( \frac{V_{EB1}}{V_{EB2}} \right) \qquad \frac{\mu_n}{\mu_n} = 4.1$$

$$\frac{\mu_n}{\mu_n} = 4.1$$

$$I_0 = \frac{\omega_T}{1.08 + .19(5.1) + 0.24(5.1)}$$
BOT term SW term

$$\frac{K_2}{K_1} = 4.1 \left( \frac{V_{EB1}}{V_{ER2}} \right)$$

$$I_0 = \frac{\omega_T}{1.08 + .95 + 1.2}$$

$$I_0 = .31\omega_T$$


Diffusion parasitics still dominate frequency degradation


SW term probably over-estimated since it is an internal SW capacitance

But a factor of 3 faster with the concentric layout compared to standard layout

Other layouts for enhancing speed of operation


Goal: reduce area and perimeter on drain







(but would not be applicable if one device in well and one outside of well)




Circular-concentric structure

Though the reduced size drain structures work very well, CAD support may be limited for layout, simulation, and extraction

Other layouts for enhancing speed of operation

Goal: reduce area and perimeter on drain



Useful for adding loss or in high-speed gain stages (can add loss with n-channel or p-channel device)

#### Parameters from .25u TSMC Process

u	3.74E+10	1/(V*sec
2*lambda	0.25	U
hsw	0.61	none
··· ot	0.32	none
⊮up	4.1	

#### Integrator lo for Special Layouts

file: integrator-speed-comp

Note: Process parameters may be a little optimistic but relative performance should be as predicted

#### Conventional Layout

ntional Layout													ı		
VEB1/	ĸ	W1	W2	SWn	SWp	BOTn	BOTp	SW comp	Bot comp	Load	Den	VEB1	lo,no d	f lo	ı
VEB2								Total	Total	comp			GHz	GHz	ı
1	1	0.75	3.075	0.92	3.42	0.96	3.94	4.33	4.90	1	10.2	1	95.3	9.3	ı
1	2	1.5	6.15	0.61	3.11	0.96	3.94	3.72	4.90	1	9.6	1	95.3	9.9	ı
1	4	3	12.3	0.46	2.96	0.96	3.94	3.42	4.90	1	9.3	1	95.3	10.2	ı
1	8	6	24.6	0.38	2.88	0.96	3.94	3.26	4.90	1	9.2	1	95.3	10.4	ı
†	16	12	49.2	0.34	2.84	0.96	3.94	3.19	4.90	1	9.1	1	95.3	10.5	ı
0.5	1	0.75	0.769	0.92	1.54	0.96	0.98	2.46	1.94	1	5.4	1	95.3	17.6	ı
0.5	2	1.5	1.538	0.61	1.24	0.96	0.98	1.85	1.94	1	4.8	1	95.3	19.9	ı
0.5	4	3	3.075	0.46	1.08	0.96	0.98	1.54	1.94	1	4.5	1	95.3	21.2	ı
0.5	8	6	6.15	0.38	1.01	0.96	0.98	1.39	1.94	1	4.3	1	95.3	22.0	ı
0.5	16	12	12.3	0.34	0.97	0.96	0.98	1.31	1.94	1	4.3	1	95.3	22.4	ı
2	1	0.75	12.3	0.92	10.92	0.96	15.74	11.83	16.70	1	29.5	1	95.3	3.2	ı
2	2	1.5	24.6	0.61	10.61	0.96	15.74	11.22	16.70	1	28.9	1	95.3	3.3	ì
2	4	3	49.2	0.46	10.46	0.98	15.74	10.92	16.70	1	28.6	1	95.3	3.3	ı
2	8	6	98.4	0.38	10.39	0.96	15.74	10.77	16.70	1	28.5	1	95 3	3.3	ı
2	16	12	196.8	0.34	10.35	0.96	15.74	10.69	16.70	1	28.4	1	95.3	3.4	ı
															ŀ
1	1	0.75	3.075		3.42	0.96	3.94	4.33	4.90	1	10.2	1.5	142.9	14.0	ı
1	2	1.5	6.15	0.61	3.11	0.96	3.94	3.72	4.90	1	9.6	1.5	142.9	14.9	ı
1	4	3	12.3	0.46	2.96	0.96	3.94	3.42	4.90	1	9.3	1.5	142.9	15.3	ı
1	8	6	24.6	0.38	2.88	0.96	3.94	3.26	4.90	1	9.2	1.5	142.9	15.6	ı
1	16	12	49.2	0.34	2.84	0.96	3.94	3.19	4.90	1	9.1	1.5	142.9	15.7	ı
0.5	1	0.75	0.769		1.54	0.96	0.98	2.46	1.94	1	5.4	1.5	142.9	26.5	ı
0.5	2	1.5	1.538		1.24	0.96	0.98	1.85	1.94	1	4.8	1.5	142.9	29.8	ı
0.5	4	3	3.075		1.08	0.96	0.98	1.54	1.94	1	4.5	1.5	142.9	31.9	ı
0.5	8	6	6.15	0.38	1.01	0.96	0.98	1.39	1.94	1	4.3	1.5	142.9	33.0	ı
0.5	16	12	12.3	0.34	0.97	0.96	0.98	1.31	1.94	1	4.3	1.5	142.9	33.6	ı
2	1	0.75	12.3	0.92	10.92	0.96	15.74	11.83	16.70	1	29.5	1,5	142.9	4.8	ı
2	2	1.5	24.6	0.61	10.61	0.96	15.74	11.22	16.70	1	28.9	1.5	142.9	4.9	ı
2	4	3	49.2	0.46	10.46	0.96	15.74	10.92	16.70	1	28.6	1.5	142.9	5.0	ı
2	8	6	98.4	0.38	10.39	0.96	15.74	10.77	16.70	1	28.5	1,5	142.9	5.0	ı
2	16	12	196.8	0.34	10,35	0.96	15.74	10.69	16.70	1	28.4	1.5	142.9	5.0	ı
		0.75	0.075	0.00	2 42	0.00	2.04	4.00	4.00		40.0		400.0	40.0	ı
1	1	0.75	3.075		3.42	0.96	3.94	4.33	4.90	1	10.2	2	190.6	18.6	ı
1	2	1.5	6.15	0.61	3.11	0.96	3.94	3.72	4.90		9.6	2	190.6	19.8	ı
1	4	3	12.3	0.46	2.96	0.96	3.94	3.42 3.26	4.90	1	9.3	2	190.6	20.5	ı
1	8	6 12	24.6 49.2	0.38	2.88	0.96	3.94	3.19	4,90 4.90	1	9.2	2	190.6	20.8 21.0	ı
1 0.5	16 1	0.75	0.769		2.84 1.54	0.96	3.94	2.46	1.94	1	9.1 5.4	2	190.6 190.6	35.3	ı
0.5	2	1.5	1.538		1.24	0.96 0.96	0.98	1.85	1.94	1	4.8	2	190.6		ı
	4	3	3.075		1.08	0.96	0.98	1.54	1.94	1	4.5	2	190.6	42.5	r
0.5 0.5	8	6	6.15	0.38	1.01	0.96	0.98	1.39	1.94	1	4.3	2	190.6	44.0	ı
0.5	16	12	12.3	0.34	0.97	0.96	0.98	1.31	1.94	1	4.3	2	190.6	44.8	ı
2	1	0.75	12.3	0.92	10.92	0.96	15.74	11.83	16.70	1	29.5	2	190.6	6.5	ı
2	2	1.5	24.6	0.61	10.61	0.96	15.74	11.22	16.70	1	28.9	2	190.6	0.0	ŀ
2	4	3	49.2	0.46	10.46	0.96	15.74	10.92	16.70	1	28.6	2	190.6	6.7	ı
2	8	6	98.4		10.39	0.96	15.74	10.77	16.70	1	28.5	2	190.6	6.7	ı
2	16	12			10.35	0.96	15.74	10.69	16.70	1	28.4	2	190.6	6.7	ı
~	10	12	150.0	0.04	.0.50	0.00	19.14	10.00	19.70		4.5.4	-	.20.0	3.7	ı

Note: Significant change in speed with optimal choice of design variables

Parameters from .25u TSMC Process

3.74E+10 1/(V\*sec) 0.25 u 2\*lambda

0.61 none haw: 0.32 ngne hþot 4.1 unrup

#### Integrator to for Special Layouts

film: imbégnétor-append-contro

Note: Process parameters may be a little optimistic but relative

ричир		,						rs may be : is predicted		nistic but re	fative							
-oncen	vest/ vest/	ut K	K2	K2^	Wi	W2	SWn	SWp	BOTh	вотр	SW comp	Bot comp	Load Comp	Den	VEBt	lo,no dif GHz	fo GHz	
	1	†	4.5		3.7	15.2	0.25	1.19	0.19	4,53	1.44	4.73	1.08	7.24	1	88.3	13.2	
	+	- 2	8.9		6.7	27,5	0.27	1.22	0.43	8.56	1.49	8.99	1.04	11.53	- 1	91.3	8.3	
	f	4	17.1		12.7	52.1	0.29	1,23	0.91	16,63	1.52	17.53	1.02	20.08	1	93.1	4.7	
	†	1	4.8		3.7	15,2	0.25	1.19	0.19	4,53	1.44	4.73	1.08	7.24	1.5	132.5	19.7	
	1	2	8.8		6.7	27.5	0.27	1.22	0.43	8.56	1.49	8.89	1.04	11.53	1.5	138,9	12.4	
	1	4	17.1		12.7	52.1	0.29	1.23	0.91	18.63	1.52	17.53	1.02	20:08	1.5	139.7	7.1	
	1	1:	4.8		3.7	15.2	0.25	1.19	0.19	4.53	1.44	4.73	1.08	7.24	2	176.6	26.3	
	1	2	8.9		6.7	27.5	0.27	1,22	0.43	8,56	1,49	8.99	1,04	11.53	2	182.6	16.5	
	1	4	17.1		12.7	52.1	0.29	1,23	0.91	16.63	1.52	17.53	1.02	20.08	2	186.3	9.5	
	0.5	1:	1.0		3.7	3.8	0.25	0.25	0.19	0,21	0.50	0.40	1.08	1.98	1	88.3	48.1	
	0.6	2	2.1		6.7	6.9	0.27	0.28	0.43	0.45	0.55	0.88	1.04	2.48	1	91.3	38.4	
	0.5	4	4.1		12.7	13.0	0.29	0.30	0.91	0.96	0.58	1.86	1.02	3.47	1	93.1	27.5	
	0.5	†	1.0		3.7	3.8	0.25	0.25	0.19	0.21	0.50	0.40	1.08	1.98	1.5	132.5	72.2	
	0.5	2	2.1		6.7	8.9	0.27	0.28	0.43	0.45	0.55	0.88	1.04	2.48	1.5	136,9	57 A	
	0.6	4	4.1		12.7	13.0	0.29	0.30	0.91	0.96	0.58	1.86	1.02	3.47	1.5	139	41.2	
	0.5	1	1.0		3.7	3.8	0.25	0.25	0.19	0.21	0.50	0.40	1.08	1.96	2	176.6	96.2	١
	0.5	2	2.1		6.7	5.9	0.27	0.28	0.43	0.45	0.55	88.0	1.04	2.48	2	18 2.6	76.8	,
	0.5	4	4.1		12.7	13.0	0.29	0.30	0.91	0.96	0.58	1.86	1.02	3.47	2	186.3	54.9	•
	2	†	20.0		3.7	60.8	0.25	4.94	0.19	77.92	5.19	78.11	1.08	84.38	1	88.3	1.1	
	2	2	36.4		6.7	110.0	0.27	4.97	0.43	142.47	5.24	142.60	1.04	149.18	1	97.3	0.6	ķ.
	2	4	69.2		12,7	208.4	0,29	4.99	0.81	271.56	5.27	272.47	1.02	278.77	1	9 1.1	0.3	١
	2	1	20.0		3.7	60.8	0.25	4.94	0.19	77.92	5.19	78.11	1.08	84.38	1.5	13 7.5	1.7	,
	2	2	38.4		6.7	110.0	0.27	4.97	0.43	142.47	5.24	142.90	1.04	149.18	1.5	136.9	1.0	
	2	- 4	69.2		12.7	208.4	0.29	4.99	0.91	271.56	5.27	272.47	1.02	278.77	1.6	139.7	4.4	
	2	1	20.0		3,7	60.8	0.25	4,94	0.19	77.92	5.19	78.11	1.08	84,38	2	176.6	2.3	
	2	2	35,4		6.7	110.0		4.97	0.43	142.47	5.24	142.90	1.04	149.18	2	182.6	1.3	
	2	4	69.2		12.7	208.4	0.29	4.99	0.91	271.56	5.27	272.47	1.02	278.77	2	186.3	0.7	
-Segmer	nted Conc	cent	tric La	yout 2.3	3.71	16.2	0.25	1.13	0.19	2.06	1.38	2.24	1.08	4.70	1	88.3	20.0	
	1	2	8.9	4,35	6,71	27.5	0.23	1.13	0.19	4.06	1.46	4.49	1.06	6.99	1	91.3	20.3 13.6	
	4	4	17.1	8.45	12.71	52.1	0.29	1.22	0.91	8.09	1.50	8,99	1.02	11.52	- 1	93.1	8.3	
		- 1	4.8	2.3	3.71	15.2	0.25	1.13	0.19	2.05	1.38	2.24	1.08	4.70	1.5	132.5	30.4	
	1	2	8.9	4.35	6.71	27.5	0.27	1.19	0.43	4.06	1.46	4.49	1.04	6.99	1.5	136.9	20.4	
	1	4	17.1	8.45	12.71	52.1	0.29	1.22	0.91	8,09	1.50	8.99	1.02	11.52	1.5	139.7	12.4	
	1	7	4.8	2.3	3.71	15.2	0.25	1.13	0.19	2.05	1.38	2.24	1.08	4.70	2	176.6	40.5	
	1	2	8.9	4,35	6,71	27.5	0.27	1.19	0.43	4.06	1.46	4.49	1.04	6.99	2	182.6	27.3	
	1	4	17.1	8.45	12.71	52.1	0.29	1.22	0.91	8.00	1.50	8.99	1.02	11.52	2	188,3	16.5	
	0.5	1	1.0	0.4	3.71	3.8	0.25	0.20	0.19	0.06	0.44	0.26	1.08	1.78	1	88.3	53.6	
	0.5	2	2.1	0,91	6.71	6.9	0.27	0.25	0.43	0.18	0.52	0.61	1.04	2.17	1	91.3	43.9	
	0.6	4	4.1	1.94	12.71	13.0	0.29	0.28	0.91	0.42	0.57	1.33	1.02	2.92	.1	93.1	32.6	
	0.5	- 1	1.0	0.4	3.71	3.8	0.25	0.20	0.19	0.08	0.44	0.26	1.08	1.78	1.5	132.5	80.4	
	0.6	2	2.1	0.91	6.71	6.9	0.27	0.25	0.43	0,18	0.52	0.61	1.04	2.17	1.5	136.9	65.8	
	0.5	4	4.1	1.94	12.71	13.0	0.29	0.28	8.91	0.42	0.57	1.33	1.02	2.92	1.5	139.7	48.9	
	0.5	†	1.0	0.4	3.71	3.8	0.25	0.20	0.19	0,06	0.44	0.26	1.08	1.78	2 2	176,6 182,6	107.2	١
	0.5	2	2.1 4.1	0.91	6.71 12.71	6.9 13.0	0.27 0.29	0.25 0.28	0.43	0,18 0.42	0.62 0.67	0.61 1.33	1.04	2.17 2.92	2	186.6	87.7 65.2	,
	0.5	4															00.2	•
	2	f	20.0	9.9	3.71	8.09	0.25	4.89	0.19	38.05	5.13	38.24	1.08	44.45	1	88.3	2.1	
	2	2	36.4	18.1	6.71	110.0	0.27	4.94	0.43	70.31	5.21	70.74	1.04	77.00	1	91,3	1.2	
	2	4	69.2	34.5	12.71	208.4	0.29	4.97	0.91	134.86	5.26	135.77	1.02	142.04	.1.	93.1	0.7	
	2	1	20.0	9:9	3,71	8.08	0.25	4.89	0.19	38.05	5.13	38.24	1.08	44.45	1.5	132.5	3.2	
	2	2	38.4	18.1	6.71	110.0	0.27	4.94	0.43	70.31	5.21	70.74	1.04	77.00	1.5	136.9	1.9	
	2	4	69.2	34.5	12.71	208.4	0.29	4.97	0.91	134.85	5.26	135.77	1.02	142.04	1.5	139.7	1.0	
	2	1	20.0	9.9	3.71	60.8	0.25	4.89	0.19	38.05	5.13	38,24	1.08	44.45	2	178.6	4.3	
	2	2	36.4	18.1	6.71	110.0		4.94	0.43	70.31	5.21	70.74	1,04	77.00	2	162.6	2.5	
	2	4	69.2	34.5	12.71	208.4	0,29	4,97	0.91	134.86	5.26	135.77	1.02	142.04	2	166.3	1.3	

#### Parameters from 0.25u TSMC process

4.1

u 3.74E+10 1/(V\*sec) 2\*lambda 0.25 u hsw 0.61 none hbot 0.32 none

#### Lossy Integrator

Note: Process parameters may be a little optimistic but relative performance


should be as predicted.
File lossy-integrator-speed-comp

к	W2	W1	SWn	SWp	BOTh	вотр	SW comp Total	Bot comp Total	Load comp	Den	VEB1	lo,no dif GHz	lo GHz
P-channel	Load, Con	ventional	Layout										
1	0.75	0.73			0.96	0.98	2.49	1.94	2.03	6.45	1	40.8	12.8
 2	1.50	1.46	0.92	0.94	0.96	0.98	1.86	1.94	2.03	5.83	1	40.8	14.2
4	3.00	2.93	0.77	0.78	0.96	0.98	1.55	1.94	2.03	5.52	1	40.8	15.0
1	0.75	0.73	1.24	1.25	0.96	0.98	2.49	1.94	2.03	6.45	1.5	61.1	19.2
2	1.50	1.46	0.92	0.94	0.96	0.98	1.86	1.94	2.03	5.83	1.5	61.1	21.2
4	3.00	2.93	0.77	0.78	0.96	0.98	1.55	1.94	2.03	5.52	1.5	61.1	22.4
1	0.75	0.73	1.24	1.25	0.96	0.96	2.49	1.94	2.03	6.45	2	81.5	25.6
2	1.50	1.46	0.92	0.94	0.96	0.98	1.86	1.94	2.03	5.83	2	81.5	28.3
4	3.00	2.93	0.77	0.78	0.98	0.98	1.55	1.94	2.03	5.52	2	81.5	29.9
P-channel	Load, Con	centric La	yout										
1	3.80	3.71			0.194		0.50	0.40	2.18	3.06	1	37.8	26.7
2	6.87	6.71	0.27	0.28	0.429	0.454	0.55	0.88	2.11	3.55	1	39.1	23.3
4	13.02	12.71	0.29	0.296	0.907	0.955	0.58	1.86	2.07	4.52	1	39.8	18.3
1	3.80	3.71	0.25	0.254	0.194	0.206	0.50	0.40	2.18	3.08	1.5	56.7	40.1
2	6.87	6.71	0.27	0.28	0.429	0.454	0.55	0.88	2.11	3.55	1.5	58.6	34.9
4	13.02	12.71	0.29	0.296	0.907	0.955	0.58	1.86	2.07	4.52	1.5	59.8	27.4
1	3.80	3.71	0.25	0.254	0.194	0.206	0.50	0.40	2.18	3.08	2	75.6	53.5
2	6.87	6.71	0.27	0.28	0.429	0.454	0.55	0.88	2.11	3.55	2	78.1	46.5
4	13.02	12.71	0.29	0.296	0.907	0.955	0.58	1.86	2.07	4.52	2	79.7	36.5
N-Channe	l Load, Sin		t										
†	0.75	3.00					0.76	0.72	1.25	2.73	1	66.0	30.2
2	1.50	6.00					0.69	0.72	1.25	2.66	1	66.0	31.1
4	3.00	12.00					0.65	0.72	1.25	2.62	1	66.0	31.5
1:	0.75	3.00					0.76	0.72	1.25	2.73	1.5	99.0	45.3
2	1.50	6.00					0.69	0.72	1.25	2.66	1.5	99.0	46.6
4	3.00	12.00					0.65	0.72	1.25	2.62	1.5	99.0	47.3
1	0.75	3.00					0.76	0.72	1.25	2.73	2	132.0	60.4
2	1.50	6.00					0.69	0.72	1.25	2.66	2	132.0	62.1
4	3.00	12.00					0.65	0.72	1.25	2.62	2	132.0	63.0
	Load, Cor		yout										
1	3.71	14.83					0.31	0.24	1.35	1.90	1	61.2	43.4
2	6.71	26.83					0.34	0.54	1.30	2.18	1	63.3	37.8
4	12.71	50.83					0.36	1.13	1.28	2.77	1	64.5	29.8
1	3.71	14.83					0.31	0,24	1.35	1.90	1.5	91.8	65.1
2	6.71	26.83					0.34	0.54	1.30	2.18	1.5	94.9	56.7
4	12.71	50.83					0.36	1.13	1.28	2.77	1.5	96.8	44.7
1	3.71	14.83					0.31	0.24	1.35	1.90	2	122.4	86.9
2	6.71	26.83					0.34	0.54	1.30	2.18	2	126.5	75.6
4	12.71	50.83					0.36	1.13	1.28	2.77	2	129.1	59,5


### Noise and Dynamic Range

# Noise is a random time-domain signal that characterizes movement of electrons in devices

Example: Noise in Resistors



### Typical noise waveform for a resistor




Noise sources in electronic devices are time-domain sources and can be modeled with independent voltage and current sources

Noise sources have a polarity though the statistical characteristics are independent of how the polarity is assigned

Noise is often quantified by the corresponding RMS value of the noise voltage or current at a node or branch in a circuit

### Noise in a System



- Often many noises sources present
- One can be corrupting the input and others are internal to the system
- Noises sources often sufficiently small that superposition can be applied to determine the combined effects of all noise sources on  $v_{\scriptscriptstyle ext{NOUT}}$

### Characterization of a Noise Signal



Noise naturally characterized by its RMS value

$$v_{\text{RMS}} = \lim_{T o \infty} \int_{t_1}^{t_1+T} v^2(t) dt$$

### Noise sources in electronic circuits

Resistors, Transistors, and Diodes all have one or more internal noise sources



Capacitors and Inductors are noiseless

The presence of noise sources in devices is the only reason that input signals in filters are not made arbitrarily small to reduce effects of nonlinearity to arbitrarily small levels

The concept of "Dynamic Range" is used to characterize how small of input signals can be practically used in filters

To achieve acceptable linearity in a filter, the designer should provide just enough "dynamic range" to satisfy the requirements of an application. Any extra dynamic range will invariably come at the expense of increased design efforts, cost, complexity, and power dissipation



#### From Wikipedia:

"Dynamic range is the ratio of a specified maximum level of a parameter (e.g. quantity), such as power, current, voltage, or frequency, to the minimum detectable value of that parameter "

- The maximum level of such a quantity is strongly dependent upon the distortion acceptable in a particular application
- This value may be dependent upon frequency
- The minimum detectable value of a quantity may be dependent upon application
   Some authors interpret the minimum detectable value to be the RMS value
   of the quantity when the input signal is zero
- The use of a single value for the DR for a filter without knowing the specific applications is of questionable use



#### From Allen and Holberg:

"whereas noise imposes a lower limit on the range of signal amplitudes that can be meaningfully processed by a circuit, linearity often imposes the upper limit. The difference between them is the dynamic range"

From Gregorian and Temes: (in the context of op amp circuits)

"Due to the limited linear range of the op-amp, there is a maximum input signal amplitude,  $V_{in,max}$  which the device can handle without generating an excessive amount of nonlinear distortion. ..... Due to spurious signals (noise, clock feedthrough, low-level distortion such as crossover distortion, etc.) there is also a minimum input signal  $V_{in,min}$  which still does now drown in noise and distortion. The dynamic range of the op amp is then defined as  $20\log_{10} \binom{V_{in,max}}{V_{in,max}}$  measured in decibels."


Numerous definitions for DR include some "qualitative" terms in the definition making it difficult to identify a universally accepted definition of the DR though the concept is useful



Numerous definitions for DR include some "qualitative" terms in the definition making it difficult to identify a universally accepted definition of the DR though the concept is useful

SNDR is a metric that is rigorously defined that captures some of the DR properties

Though the concept of DR is often not discussed rigorously and though there are various definitions of DR, Dynamic Range should be the primary driver of signal swing, power dissipation, and architecture selection not only in filter circuits but in analog circuit design in general




If  $\mathcal{V}_{\mathsf{n}}(\mathsf{t}_{\mathsf{1}})$  is a sample of  $\mathcal{V}_{\mathsf{n}}(\mathsf{t})$ , then  $\mathcal{V}_{\mathsf{n}}(\mathsf{t}_{\mathsf{1}})$  is a random variable

For almost all noise sources, the distribution of  $v_{\rm n}({
m t_1})$  is zero mean and often Gaussian

For many noise sources, if  $V_n(t_1)$  and  $V_n(t_2)$  are two distinct samples with  $t_1 \neq t_2$ , these random variables are identically distributed and uncorrelated (iid)

Noise (voltage) is also characterized by how it is distributed throughout the frequency spectrum by its power spectral density, S, or voltage spectral density S<sub>v</sub>

Thus noise is characterized by both S and the amplitude distribution function and these are distinct characterizations




The RMS noise voltage in the frequency band  $[f_1, f_2]$  is given by the expression

$$\mathcal{V}_{RMS}\left(f_{1},f_{2}\right)=\sqrt{\left(\int\limits_{f_{1}}^{f_{2}}\mathcal{S}df\right)}$$
  $S=S_{V}^{2}$  or  $S=S_{V}^{2}$ 


And the total RMS noise voltage is given by the expression

$$\mathcal{V}_{\mathsf{RMS}} = \sqrt{\left(\int\limits_{0}^{\infty} \mathcal{S} df\right)}$$



#### Parseval's Theorem


$$\sqrt{\int_{t=0}^{\infty} \operatorname{Sdf}} = \lim_{T \to \infty} \int_{t_1}^{t_1+T} V^2(t) dt$$



If the spectrum is flat, then the noise is termed "white" noise

White noise can have an amplitude distribution that is Gaussian or non-Gaussian

For a resistor, the noise spectrum is white (over a very wide frequency range), the amplitude distribution is Gaussian, and any two distinct samples are iid.





Often for audio filters, the DR is defined to be the ratio at the output between that due to a signal at 1% THD to the RMS noise voltage with the actual output spectrum multiplied by that of a C-Message bandpass filter





Figure 5. Weighting filter responses, actual measurements. Note that ANSI and C weighting filters are undefined above 20 kHz.


From "Audio Measurement Handbook" by Bob Metzlar

### Analysis of Noise in Filter Circuits

Consider a filter circuit with N noise voltage sources (can be easily modified to include both noise voltage and current sources)



The noise sources can be represented by the block diagram shown below




Assume T<sub>k</sub>(s) is the transfer function from the kth source to the output

By superposition

$$V_{OUT}(s) = \sum_{i=1}^{N} T_i(s) V_i(s)$$

### Analysis of Noise in Filter Circuits




$$V_{OUT}(s) = \sum_{i=1}^{N} T_{i}(s) V_{i}(s)$$

If the noise sources are uncorrelated with spectral density  $S_1$ , ...  $S_N$ , the spectral density and the RMS noise voltage at the output are given by the equations:

$$S_{OUT} = \sum_{i=1}^{N} S_i \bullet |T_i(j\omega)|^2$$

$$\mathcal{U}_{OUT\_RMS} = \sqrt{\int_{f=0}^{\infty} S_{OUT} df} = \sqrt{\int_{f=0}^{\infty} \sum_{i=1}^{N} S_i \bullet \left| T_i \left( j\omega \right) \right|^2 df}$$

## Analysis of Noise in Filter Circuits




A noise analysis in the frequency domain can be easily run in Spectre to obtain the RMS noise voltage at the output

This can be referred back to the input by dividing by the gain from the input to the output to determine the input-referred SNR (see next page)

There is now a time-domain noise analysis capability in Cadence so actual time-domain noise analysis is possible

 $oldsymbol{v}_{ exttt{NO}}$  usually not part of the filter so affects system but not filter

## Input-Referred Noise in Filter Circuits



$$\mathcal{U}_{OUT\_RMS} = \sqrt{\int_{f=0}^{\infty} S_{OUT} df} = \sqrt{\int_{f=0}^{\infty} \sum_{i=1}^{N} S_i \bullet \left| T_i \left( j\omega \right) \right|^2 df}$$

Let T(s) be the transfer function from the input to the output. (usually T(s) will be distinct from each of the noise transfer functions).


The input-referred noise spectral density is given by the expression

$$S_{IN} = \frac{S_{OUT}}{\left| T \left( j\omega \right)^2 \right|}$$

The input-referred RMS voltage is thus given by

$$\mathcal{U}_{N\_RMS} = \sqrt{\int_{f=0}^{\infty} \frac{S_{OUT}}{\left|T(j\omega)\right|^2} df} = \sqrt{\int_{f=0}^{\infty} \sum_{i=1}^{N} S_i \cdot \frac{\left|T_i(j\omega)\right|^2}{\left|T(j\omega)\right|^2} df}$$

Relationship between frequency domain and time domain noise analysis




$$\mathbf{V}_{OUT\_RMS} = \sqrt{\int_{f=0}^{\infty} \mathbf{S}_{OUT} df} = \sqrt{\int_{f=0}^{\infty} \sum_{i=1}^{N} \mathbf{S}_{i} \cdot \left| \mathbf{T}_{i} \left( j\omega \right) \right|^{2} df}$$

$$V_{\text{\tiny RMS\_OUT}} = E\bigg(\sqrt{\lim_{T\to\infty}\bigg(\frac{1}{T}\int\limits_0^T V_{\text{\tiny OUT}}^2(t)dt\bigg)}\bigg) \simeq \sqrt{\lim_{T\to\infty}\bigg(\frac{1}{T}\int\limits_0^T V_{\text{\tiny OUT}}^2(t)dt\bigg)}$$

## Parseval's Theorem

$$\mathsf{V}_{{}_{\mathsf{RMS\_OUT}}} = v_{{}_{{}_{OUT\_\mathit{RMS}}}}$$

#### Example: First-Order RC Network




$$\mathsf{T}(s) = \frac{1}{1 + \mathsf{RCs}}$$

$$S_{\text{vout}} = 4kTR \left( \frac{1}{1 + (RC\omega)^2} \right)$$

$$\mathbf{v}_{n_{RMS}} = \sqrt{\int_{f=0}^{\infty} S_{vout} df} = \sqrt{\int_{f=0}^{\infty} \frac{4kTR}{1 + \omega^{2}R^{2}C^{2}}} df$$

Example: First-Order RC Network




From a standard change of variable with a trig identity, it follows that

$$v_{N_{RMS}} = \sqrt{\int\limits_{\mathsf{f}=0}^{\infty} S_{VOUT}} \mathsf{df} = \sqrt{\frac{\mathsf{kT}}{\mathsf{C}}}$$

- Note the continuous-time noise voltage has an RMS value that is independent of R
- The noise contributed by the resistor is dependent only upon the capacitor value C
- This is often referred to at kT/C noise and it can be decreased at a given T only by increasing C

Example: First-Order RC Network




From a standard change of variable with a trig identity, it follows that

$$oldsymbol{\mathcal{V}}_{\scriptscriptstyle n_{\scriptscriptstyle RMS}} = \sqrt{\int\limits_{\scriptscriptstyle {
m f=0}}^{\infty} S_{\scriptscriptstyle {\scriptscriptstyle VOUT}}} {
m d}{
m f} = \sqrt{rac{{
m kT}}{{
m C}}}$$


- Note the continuous-time noise voltage has an RMS value that is independent of R
- The noise contributed by the resistor is dependent only upon the capacitor value C
- This is often referred to at kT/C noise and it can be decreased at a given T only by increasing C


# Noise Associated with Capacitors


"kT/C" Noise at T=300K





"kT/C" Noise at T=300K















 $oldsymbol{\mathcal{V}}_{\mathsf{n}}(\mathsf{kT})$  is a discrete-time sequence obtained by sampling a continuous-time noise waveform


#### Characterization of a noise sequence




$$\mathbf{\hat{V}}_{\text{\tiny RMS}} = E \left( \sqrt{\lim_{N \to \infty} \left( \frac{1}{N} \sum_{k=1}^{N} \mathbf{\hat{V}}^{2} \left( \mathbf{kT} \right) \right)} \right) \underset{\text{\tiny N / arg}_{e}}{\simeq} \sqrt{\frac{1}{N} \sum_{k=1}^{N} \mathbf{\hat{V}}^{2} \left( \mathbf{kT} \right)}$$

**Theorem** If v(t) is a continuous-time zero-mean noise source and v(kT) is a sampled version of v(t) sampled at times T, 2T, .... then the RMS value of the continuous-time waveform is the same as that of the sampled version of the waveform. This can be expressed as  $v(t) = \hat{v}(t)$ 


**Theorem** If v(t) is a continuous-time zero-mean noise signal and v(t) is a sampled version of v(t) sampled at times T, 2T, .... then the standard deviation of the random variable v(t), denoted as  $\sigma_{v}$  satisfies the expression  $\sigma_{v} = v(t)$ 



What is the RMS value of the output noise voltage due to the noise on R<sub>s</sub>?



What is the RMS value of the output noise voltage due to the noise on R<sub>L</sub> and R<sub>S</sub>?





Stay Safe and Stay Healthy!

# End of Lecture 36